

# Interferer Robust Wide-band Receiver Techniques

Bram Nauta  
University of Twente  
The Netherlands  
<http://icd.ewi.utwente.nl>  
b.nauta@utwente .nl




**UNIVERSITY OF TWENTE.**

# Outline

- Introduction
- Interferer robust SDR RX – analog part
- Interferer robust SDR RX – digital part
- Mixer-first RX
- N-path RF filter
- Interferer scrambler for Software Radio

# Preferred: one wide band frontend IC: Software Defined




Keep minimal

# RF system trend (I)

- Challenges **wide band** circuits:

Minimal pre-filtering:  
No high Q tanks:



high linearity  
low noise

- Bandwidth will be ok for low GHz
- Towards Software Defined Radio


# Outline

- Introduction
- **Interferer robust SDR RX – analog part**
- Interferer robust SDR RX – digital part
- Mixer-first RX
- N-path RF filter
- Interferer scrambler for Software Radio

# A Software-Defined Radio Receiver Architecture Robust to Out-of-Band Interference


[Ru, ISSCC 2009]

# Conventional Multi-Band Receiver




- RF filters for out-of-band interference, but bulky, costly, lossy, inflexible...
- **Our goal: Software Defined Radio with relaxed RF filtering**

# Wideband Interfering: Nonlinearity




- Wideband LNA: also amplifies interference → nonlinearity

# Wideband Interfering: Harmonic Mixing




- Switching mixer: square-wave LO  $\rightarrow$  harmonic mixing

# Concept: Use LP Filtering for Selectivity



- Voltage gain only at BB after low-pass filter (LPF) to filter blockers  
→ Keep low impedance over a wide band at node B


# Realization: Wideband LNTA + Mixer + TIA



- LNTA: high  $G_m$  & high  $R_{\text{out}}$   $\rightarrow$  low noise  
small voltage swing at node B  $\rightarrow$  good linearity
- Similar to [1], but now wideband and with blocker filtering

[1] Redman-White & Leenaerts, ESSCIRC07

# Harmonic Rejection (HR) Mixer: Remove 3LO and 5LO




- Amplitude weighting + phase shifting → emulate sine-LO

[2] Weldon et. al., ISSCC01


# Problem: Amplitude and Phase Errors

3<sup>rd</sup> or 5<sup>th</sup> harmonic vector diagram




- Amplitude and phase errors  
→ unwanted harmonic residue → degrade HR ratio
- How to make irrational ratio, e.g.  $\sqrt{2}$ , on chip?

# 2-Stage Polyphase HR: Concept




- $41/29=1.4138$ ,  $\sqrt{2}=1.4142 \rightarrow \underline{\epsilon=0.03\%}$

# 2-Stage Polyphase HR: Realization




- RF LNTA for 1<sup>st</sup>-stage weighting (2:3:2)
- BB resistor for 2<sup>nd</sup>-stage weighting (5:7:5)
- Nominally  $\sqrt{2}$ , what about influence of mismatch?

# Reduced Effect of Amplitude Mismatch




- 2-stage polyphase  $\rightarrow$  product of relative errors
- E.g. 2:3:2  $\rightarrow \alpha=6\%$   $\rightarrow$  1<sup>st</sup>-stage only: HR3=40dB  
5:7:5  $\rightarrow \beta=1\%$   $\rightarrow$  2-stage total: HR3=86dB

# Zero-IF Receiver Prototype




# Chip Photo



- 1mm<sup>2</sup> in 65nm CMOS
- VDD: 1.2V
- Current consumption:
  - Analog 33mA
  - Digital 17mA

# Measured HR: 40 Chips

HR Ratio @ 0.8G LO



- No trimming & calibration, no RF filtering

# Measured Performance Summary

LO Frequency	0.4~0.9GHz
Gain	$34.4 \pm 0.2$ dB
DSB NF	$4 \text{dB} \pm 0.5$ dB
$S_{11} < -10$ dB	80M~5.5GHz
In/Out-of-band IIP3 <sup>1</sup>	<b>+3dBm / +18dBm</b>
In/Out-of-band IIP2 <sup>2</sup>	$+46$ dBm / $+51$ dBm
IF Bandwidth	12MHz
1/f noise	<b>30kHz</b> corner

VDD	1.2V
Current Consumption	Analog: 33mA Digital (clock): $8 \text{mA} @ 0.4 \text{GHz}$ $17 \text{mA} @ 0.9 \text{GHz}$
Harmonic Rejection Ratio @ 0.8GHz LO	
3 <sup>rd</sup> -order	<b>&gt; 60dB (40 chips)</b>
5 <sup>th</sup> -order	<b>&gt; 64dB (40 chips)</b>
2 <sup>nd</sup> , 4 <sup>th</sup> , 6 <sup>th</sup>	<b>&gt; 62dB (20 chips)</b>

<sup>1</sup> Out-of-band IIP3: two tones = 1.61G & 2.40GHz, LO = 819MHz

<sup>2</sup> Out-of-band IIP2: two tones = 1.80G & 2.40GHz, LO = 601MHz

# Outline


- Introduction
- Interferer robust SDR RX – analog part
- **Interferer robust SDR RX – digital part**
- Mixer-first RX
- N-path RF filter
- Interferer scrambler for Software Radio

# The Digital approach:

Harmonic Rejection Exploiting Adaptive  
Interference Cancellation


[Moseley, ISSCC 2009]

# Harmonic Rejection RX: This work




# The Basic Idea

**Subtract interference  
(residual harmonic image responses)  
from received signal.**




- Need *interference estimate signal*.

# Adaptive Interference Cancelling (AIC)




- Adaptive “filter” aligns phase & amplitude.
- Minimizes cross-correlation  $v(n)$  and  $e(n)$ .


## Two I/Q signals




# Interference estimate




# AIC Algorithm 5/5




# Demonstration




# Demonstration




# Demonstration



# Demonstration



# Demonstration



# Comparison

	<b>This work</b>	Z. Ru ISSCC 2009 12.8
Rej. strongest	<b>&gt;80 dB</b> <sup>(1)</sup>	>60 dB
Rej. other odd	>36 dB	>60 dB
Rej. even	>64 dB	>62 dB
Power frontend	45 mA @ 1.2 V (excl. ADCs)	50 mA @ 1.2 V (excl. ADCs)
Power DSP (100 Msps)	<8.5 mA @ 1.2 V (simulated)	N/A
# ADCs	4 / 2 if AIC off	2

(1) If one harmonic interference image band is dominating.

# Outline

- Introduction
- Interferer robust SDR RX – analog part
- Interferer robust SDR RX – digital part
- **Mixer-first RX**
- N-path RF filter
- Interferer scrambler for Software Radio


# **Mixer-first receiver:**

A 0.2-to-2.0GHz 65nm CMOS  
Receiver Without LNA Achieving  
 $>11\text{dBm}$  IIP3 and  $<6.5\text{dB}$  NF

[Soer, ISSCC2009]

# Proposed Architecture

---



**Use passive mixer:**

- High linearity



**No voltage gain before mixer:**

- Noise folding?
- Conversion loss?




**Solve with:**

- Harmonic cancellation
- Optimized mixer duty cycle




# Mixer Operation



**Linear Periodically Time Variant:**


- LO frequency  $f_s$
- Convolution with harmonics (not all shown)
- Noise folding  $\Rightarrow$  increases NF

# Switching vs. Sampling Mixer




$$R_1 \ll R_2$$

Pull to zero




Switching mixer gain: -9.9dB



$$T_{on} \ll R \cdot C$$


Hold!



Sampling mixer gain: -3.9dB


# Multiphase

---



Balanced:




- 180° clock phase difference
- No feed-through
- Cancel even-order harmonics



In-phase / Quadrature:

- 90° clock phase difference
- Image rejection?
- Clocks overlap!

# 25% Quadrature Sampling Mixer



Balanced




I/Q image rejection




-0.9dB conversion gain  
0.9dB NF

# Total Design



# Chip Micrograph

---



65nm CMOS, active area  $0.13\text{mm}^2$

# Results & Benchmark

---


	This Work	[Bagheri, ISSCC 2006]	[van de Beek, ISSCC 2008]	Tektronix RSA2200A	
RF Frequency	0.2 - 2.0	0.8 - 6	0.6 - 10	0 - 3	GHz
IF -3dB Bandwidth	25	20	264	~10	MHz
Gain	19	20	14		dB
DSB NF	6.5	5	7	24	dB
IIP2	+65	+60	+20		dBm
IIP3	+11	-4	0	+30	dBm
SFDR in 1MHz BW	79	70	71	80	dB
Power Dissipation	67	60	90		mW
Supply Voltage	1.2	2.5	1.2		V
Active Area	< 0.13	3.8	< 0.2		mm <sup>2</sup>
Technology	65nm	90nm	45nm		CMOS

# Outline

- Introduction
- Interferer robust SDR RX – analog part
- Interferer robust SDR RX – digital part
- Mixer-first RX
- **N-path RF filter**
- Interferer scrambler for Software Radio


# Idea from 1960: N-Path Filters

- Downconvert & LPF & Upconvert = BPF
- Square-wave clock, harmonic mix problem
  - Cancel using multiple paths!






[Franks, ISSCC1960]

# Simple Implementation



[Ghaffari, RFIC 2010 & JSSC May 2011]

# Operation:





[Franks-ISSCC60]  
“N-path filters”

- High ohmic @ switching frequency
- Short circuit @ other frequencies


# Filter Properties

- Band-pass around  $f_s$
- Tunable (clock  $f_s$ )
- High Q for high  $RC \cdot f_s$
- Good linearity & noise
- Unwanted harmonics




More paths  $\Leftrightarrow$  Less Distortion

# Filter Properties: flexibly tunable



<b>Selectivity (Q)</b>	3 to 29
<b>Compression (<math>P_{1\text{dB}}</math>)</b>	+2dBm
<b>Linearity (IIP3)</b>	+19dBm
<b>Noise Figure</b>	<5.5dB
<b>Power</b>	2-16 mW




# Outline


- Introduction
- Interferer robust SDR RX – analog part
- Interferer robust SDR RX – digital part
- Mixer-first RX
- N-path RF filter
- **Interferer scrambler for Software Radio**

## Interferer scrambling for Software Radio

- Software defined radio
- Problem: linearity ADC





→ in-band harmonic: SNDR ↓





# Introduction

- proposed solution: scrambling





# Scrambling Concept

- proposed solution: scrambling





# Scrambling Concept

- proposed solution: scrambling




# Scrambling Concept

- proposed solution: scrambling




# Scrambling Concept

- proposed solution: scrambling




→ distortion now wideband




# Scrambling Concept


- proposed solution: scrambling



- After recovery  
→ In-band SNDR improved







## Scrambling Concept




- Challenges:
  - DAC performance
  - Subtractor performance
  - phase alignment
- Solutions presented at ESSCIRC 2011


# Matlab example; 1 Gs/s main ADC, 1 MHz input sine

$$y(t) \approx x(t) + 0.01x^3(t)$$


# Matlab example; 1 Gs/s main ADC, 1 MHz input sine


$$y(t) \approx x(t) + 0.01x^3(t)$$


Die photo (total 5 mm<sup>2</sup>, bolt-on circuit = 0.27 mm<sup>2</sup>



# Measurements

$f_s=800 \text{ Ms/s}$ ,



# Summary

- Interferer robust RX
  - No voltage gain @ RF
  - **Filter** before voltage gain
  - HR: error of errors
- Digital Harmonic Rejection RX
  - **Adaptively** kills the biggest harmonic interferer

# Summary

- Mixer-first RX
  - Very **linear**
  - Reasonably low noise without LNA
- N-path RF filter
  - very **linear**
  - high Q

# Summary

- Interferer scrambler
  - Relaxes ADC design (linearity)
  - 2 bits extra input swing + better SFDR