



# Power Management for Cellular Devices

overview and opportunities

Thomas Olsson  
Ericsson Research Lund


## Outline

- Introduction
- Power management – basics
- Power management – design approach using dataflow
- Power management – system perspective
  - partitioning
  - interfaces
  - DVFS/GALS
  - analog part
  - Power regulator (DC/DC)
- Towards 50 billion connected devices
- Conclusions

Power management for cellular devices | 2011-09-09 | Page 2



## Mobile data evolution



Power management for cellular devices | 2011-09-09 | Page 3

## Challenges - multiple standards makes design more complex

- Increasing number of standards to support in mobile devices
- Need efficient computation platform that can be reconfigured by software (Software Defined Radio)




Power management for cellular devices | 2011-09-09 | Page 4



## SDR – Digital baseband

- SDR for digital baseband?
  - Highly reconfigurable/programmable modem.
  - Can support standards not yet fully defined by standardization.
  - Increase lifetime of product and architecture due to high degree of reconfigurability
  - Performance scalability
    - Must scale efficiently from 0 to full bitrate
- Multicore architecture
  - Architectures of today are already multicore, but with more or less specialized cores.
  - In the long run too costly to support specialized subsystems.



Power management for cellular devices | 2011-09-09 | Page 5

## Some challenges ahead

- Significant peak rate increase
  - Cell bandwidths up to ~100MHz needed
- Fragmented spectrum situation
  - Carrier aggregation
- How to handle these data-rates in portable devices
  - Battery, heat, cost etc
- Graceful scaling
  - Efficiency must be kept for lower bit-rates
  - The system should be "just good enough" at any given time

Power management for cellular devices | 2011-09-09 | Page 6




## LTE-challenge and opportunity

- Data rates for LTE / LTE advanced increases faster than the technology evolution



- However, higher data rates gives possibility for energy efficient scheduling



Power management for cellular devices | 2011-09-09 | Page 7


## Outline

- Introduction
- Power management – basics
- Power management – design approach using dataflow
- Power management – system perspective
  - partitioning
  - interfaces
  - DVFS/GALS
  - analog part
  - Power regulator (DC/DC)
- Towards 50 billion connected devices
- Conclusions

Power management for cellular devices | 2011-09-09 | Page 8

### Achieving energy balance


- One of the most difficult tasks today for design of hand-held devices



Power management for cellular devices | 2011-09-09 | Page 9

### Achieving energy balance

- One of the most difficult tasks for design of hand-held devices
- Finding this balance at the right time to a competitive price



Power management for cellular devices | 2011-09-09 | Page 10

### Power management for portable devices - objectives

- Extend battery life
  - Not acceptable to recharge more than once/day for normal use
- Limit size
  - Cope with smaller battery
  - No cooling fan or heat sink
- Control heat
  - Keep the device from
    - shutting down due to overheat
    - rapid aging due to electromigration
  - feel uncomfortable to have in hand or pocket

Power management for cellular devices | 2011-09-09 | Page 11

### Fundamentals and commonly used techniques for power management at circuit level

- Power in digital domain:
  - $P = DC \times I = V \times I_{sw} \times V$ 
    - $\alpha$  – switch probability
    - $C$  – switched capacitance
    - $f$  – clock frequency
    - $V$  – supply voltage
    - $I_{leak}$  – leakage current
- Clock gating
  - Only clock digital part when processing data
- Power gating
  - Power switches to disconnect unused parts from power rails
- Scaling clock frequency/supply voltage
  - For entire chip or for each subsystem
- Design choices
  - Parallel computing, memory architecture, ...
- Power in analog domain:
  - $P = DR \times BW \times T$ 
    - DR – dynamic range
    - BW – signal bandwidth
    - T – duty cycle
- Scaling supply voltage, bias current
- Reconfigure filters, matching, ...

Power management for cellular devices | 2011-09-09 | Page 12


### Outline

- Introduction
- Power management – basics
- Power management – design approach using dataflow**
- Power management – system perspective
  - partitioning
  - interfaces
  - DVFS/GALS
  - analog part
  - Power regulator (DC/DC)
- Towards 50 billion connected devices
- Conclusions

Power management for cellular devices | 2011-09-09 | Page 13

### Design approach - Power management using Dataflow design


- Master thesis at ericsson research (Hemanth Prabhu, Sherine Thomas)
- OFDM Channel estimator for LTE, WLAN and DVB-H
  - Original RTL developed as Master's Thesis at ULUND
- Use high-level dataflow representation in CAL to optimize and the generate RTL



Power management for cellular devices | 2011-09-09 | Page 14

### Design approach - Power management using Dataflow design

- Exploit parallelism to increase performance with minor area increase
- Performance may be traded for power
- Simplified GALS approach with data driven power control
  - GALS = Globally Asynchronous Locally Synchronous




Power management for cellular devices | 2011-09-09 | Page 15

### Outline

- Introduction
- Power management – basics
- Power management – design approach using dataflow
- Power management – system perspective**
  - partitioning
  - interfaces
  - DVFS/GALS
  - analog part
  - Power regulator (DC/DC)
- Towards 50 billion connected devices
- Conclusions

Power management for cellular devices | 2011-09-09 | Page 16

Power management, system perspective




- Example of typical relative power
  - PA power depends on transmitted power (from small to dominating)



Power management for cellular devices | 2011-09-09 | Page 17

System partitioning and architecture


- Partition into analog/digital or modem/application processor or ?
- Number of subchips, if more than 1, why?
  - Complexity
  - Interference
  - Technology
  - Flexibility
- Memory
  - often 50-60% of design possibly up to 90% of digital part
  - Reducing memory access
  - Enabling memory retention
  - Power switches to reduce static power



Power management for cellular devices | 2011-09-09 | Page 18

Dual supply – a good DVFS compromise


- Dual supply with local power switches at each subsystem
- Supply voltage levels are optimized for lowest possible power at system level
- Each subsystem select low supply if possible, otherwise high supply
- 2 supply voltages near optimum for many use-cases



Power management for cellular devices | 2011-09-09 | Page 21

Ex: design using GALS with local oscillators and dual supply


- GALS = Globally Asynchronous Locally Synchronous
- E. Baigne, F. Clermidy, S. Mennemont, P. Vivet, "Dynamic Voltage and Frequency Scaling Architecture for Ultra Integration within a GALS NoC", in Proceedings of the 2nd IEEE International Symposium on Networks-on-Chip (NOCS'08), pp. 129-138, april 2008.
- Implemented in ST E5m
- Use local ring oscillators with digital frequency control
- Passable clocks
- Use 2 supply voltage levels for each GALS block



Power management for cellular devices | 2011-09-09 | Page 22

Interface circuits


- Memories, subchips
- Power consuming
  - switching large capacitance at high data rates
  - clock recovery and synchronization



Power management for cellular devices | 2011-09-09 | Page 19

Design/Runtime DVFS (Dynamic Voltage and Frequency Scaling)


- Grouping the components for DVFS
  - Voltage islands with similar requirements on supply
  - Larger number of voltage islands give higher flexibility but also higher overhead
- Also applied on analog and interface components
  - Supply, bias



Power management for cellular devices | 2011-09-09 | Page 20

Dual supply – a good DVFS compromise


- Dual supply with local power switches at each subsystem
- Supply voltage levels are optimized for lowest possible power at system level
- Each subsystem select low supply if possible, otherwise high supply
- 2 supply voltages near optimum for many use-cases



Power management for cellular devices | 2011-09-09 | Page 21

Ex: design using GALS with local oscillators and dual supply


- GALS = Globally Asynchronous Locally Synchronous
- E. Baigne, F. Clermidy, S. Mennemont, P. Vivet, "Dynamic Voltage and Frequency Scaling Architecture for Ultra Integration within a GALS NoC", in Proceedings of the 2nd IEEE International Symposium on Networks-on-Chip (NOCS'08), pp. 129-138, april 2008.
- Implemented in ST E5m
- Use local ring oscillators with digital frequency control
- Passable clocks
- Use 2 supply voltage levels for each GALS block



Power management for cellular devices | 2011-09-09 | Page 22

Signal level converter


- Feed-back to restore voltage.
- Needed when going from low to high voltage domain



Power management for cellular devices | 2011-09-09 | Page 23


Level converters for multiple voltage domains

- Need to convert signal levels between voltage domains
- Ex: ~10 subsystems ~200 bus bits to each subsystem
- Problem: too many level converters
- area, delay, power
- Possible solution: use scheduling to transfer data without level shifters
- How should this be managed without damaging system performance?




Power management for cellular devices | 2011-09-09 | Page 24


### Control analog components to trade performance for power




### Power Scheduler - Sensing mechanisms




### Power regulator - DC/DC converters



### Runtime - Scheduling for low power in DC/DC converters




### Runtime - Scheduling for low power in DC/DC converters




### Outline

- Introduction
  - Power management – basics
  - Power management – design approach using dataflow
  - Power management – system perspective
    - partitioning
    - interfaces
    - DVFS/GALS
    - analog part
    - Power regulator (DC/DC)
  - Towards 50 billion connected devices
  - Conclusions
- Power management for cellular devices | 2011-09-09 | Page 30

### Towards 50 Billion Connected devices



### What will be connected?






### Machine to Machine type connections

- › Large variation in performance requirements
- › Many will be sensor-like with very limited power supply
  - Idle for long times (hours/days/weeks..?)
  - Able to transmit/receive very short burst of data, possibly at high peak rate
- › A huge opportunity for energy scavenging techniques together with advanced power management
  - Ultra low voltage (sub Vt?)


Power management for cellular devices | 2011-09-09 | Page 33

### Energy scavenging

- › Photoelectric
  - Light to power e.g. Solar cells
- › Thermoelectric/Peltier elements
  - Heat to power
  - May also be used for cooling
- › Piezoelectric
  - Sound to power
- › Electrodynamic
  - Movement to power
- › Emerging market for mobile phones



The Energy Harvesting Market in 2011 \$0.7bn



Power management for cellular devices | 2011-09-09 | Page 34



### Outline

- › Introduction
- › Power management – basics
- › Power management – design approach using dataflow
- › Power management – system perspective
  - partitioning
  - interfaces
  - DVFS/GALS
  - analog part
  - Power regulator (DC/DC)
- › Towards 50 billion connected devices
- › Conclusions

Power management for cellular devices | 2011-09-09 | Page 35

### Conclusions – Power management has interesting topics for research

- › Co-design of power domains and SW scheduling
  - The ability to re-schedule jobs heavily affects choice of optimum power architecture
  - System level simulations including DVFS strategies
  - Dataflow design
- › Digital control of analog components
  - Ensure that no analog components overperform (to the cost of excess power)
  - Combine with scheduling for global power management
  - Algorithms for sensing and control
- › Interfaces
  - Chip-to chip and internal
  - High maximum bitrate at acceptable power level
  - Power should scale with bitrate down to 0.
- › Disruptive technologies
  - Energy scavenging?
  - Ultra low voltage design?

Power management for cellular devices | 2011-09-09 | Page 36

