

A single III-V nanowire CMOS inverter

by Anil W. Dey, Johannes Svensson, B. Mattias Borg, Martin Ek, and Lars-Erik Wernersson

Lund University, Sweden
anil@eit.lth.se





Advantages using nanowires

Nanowires offer ideal electrostatics

Do not suffer from drawbacks of lattice mismatch



N- and p-type in the same nanowire

CMOS in nanowires



A. Dey et al., *Nano Letters* 2012 (accepted for publication)


CMOS in nanowires



A. Dey et al., *Nano Letters* 2012 (accepted for publication)



Anil W. Dey, Lund University, Sweden
anil@eit.lth.se

Electrical characterization




A. Dey et al., *Nano Letters* 2012 (accepted for publication)

Inverter characteristics



A. Dey et al., *Nano Letters* 2012 (accepted for publication)


Device variability



A. Dey et al., *Nano Letters* 2012 (accepted for publication)



Anil W. Dey, Lund University, Sweden
anil@eit.lth.se

Time-resolved measurements



A. Dey et al., *Nano Letters* 2012 (accepted for publication)

Device scaling



A. Dey et al., *Electron Device Letters* 2012

Outlook

Implementation in a vertical geometry

Reduce parasitics. Scale the devices

Match the pull-up to the pull-down network

Thank You.

Anil W. Dey, Lund University, Sweden
anil@eit.lth.se