



XILINX

ALL PROGRAMMABLE™

Beating Moore's Law with the All Programmable SOC aka FPGA

**Ivo Bolsens,
Senior Vice President & CTO**




XILINX

ALL PROGRAMMABLE™

Moore's Law


Node Name, Chip Dimensions or Marketing?





IEEE Spectrum Nov 2013: The End of the Shrink

Scalable Architecture : FPGA


➤ 2001 : FPGA =
Glue Logic



➤ 2013 : FPGA = UltraSCALE SOC




- Modular
- Hierarchical
- Re-Use





- Logic
- IO
- Memory
- Processing
- Serdes
- DSP

Moore's Law is About Logic, IO and Memory

I/O




Logic




SerDes

Inductor Bond pad




Non-Uniform Block Scaling



Mix Has Also Changed, Putting More Pressure on Area

Logic/IO/GT Area Breakdown





XILINX

ALL PROGRAMMABLE™

What is Driving the Bandwidth Increase?

Cable Access Growth Exceeds Moore's Law (Nielsen's Law)






Fig. 1: Historical Evolution of Access Capacity.
Source: Tucker (2010b)

Similar Story in USB, WLAN and Wireless



Driven by Streaming Video

Broadband internet usage in North America during peak periods



Quartz | qz.com

Data: Sandvine




XILINX


ALL PROGRAMMABLE™

What is impact on FPGA


Maximum Density Of Xilinx FPGA By Node




Maximum Xilinx SerDes Rate (by Pin)



Aggregate Xilinx SerDes Bandwidth by Node



Aggregate Xilinx FPGA Memory BW by Node






XILINX

ALL PROGRAMMABLE™


**3-D Stacking, Providing More Silicon Area at
Lower Cost and Lower Power**

Cost Comparison: Monolithic vs Multi-Die

“Moore’s Law is really about economics” – Gordon Moore




Why is First 3D Logic Product an FPGA?




- Natural partition using “long lines”
- Very low “opportunity cost”
- No 3rd party dependence
- “Size matters” to customers
- Compelling value proposition “next generation density in this generation technology”

Virtex 2000T: Homogeneous Stacked Silicon Interconnect Technology (SSIT)



Elements of SSIT



Interposer Optimizes Energy/Bit

Interconnects	Energy Efficiency (pJ/bit)
Inter-Die on Si Interposer ¹	0.4
Intra-Package MCM ²	0.54
Inter Package (low loss cable) ³	2.6
Short-Reach SerDes on PCB ⁴	13.7



¹ Xilinx SSI technology

² 23.3, ISSCC 2013 (Poulton, Dally, *et. al.*)

³ 23.2 ISSCC 2013 ((Mansuri et al)


⁴ Pawlowski, Hot Chips 23

7V580T – Dual FPGA Slice with 8x28Gb/s SerDes Die



Takeaways

- Xilinx LC counts have exceeded Moore's Law and are keeping up with Communications requirements
- SerDes aggregate bandwidth is keeping up with Comms growth
- I/O (in particular DRAM) aggregate bandwidth is falling behind
 - Serial memory (HMC) is mitigating. Interposer based memory (HBM) will further mitigate.






XILINX

ALL PROGRAMMABLE™


Future Will be More Interesting

Industry Debates on Transistor Cost



Design Cost

Estimated Chip Design Cost, by Process Node, Worldwide, 2011



Growing Challenge for ASIC & ASSP

>50% of Top 16 ASSP Vendors Losing Money

Communications ASSP Vendors	Operating Margin			
	2009	2010	2011	2012
A	21%	32%	26%	23%
B	16%	15%	5%	23%
C	12%	33%	31%	23%
D	19%	23%	26%	18%
E	2%	14%	13%	10%
F	-25%	-1%	8%	11%
G	15%	25%	18%	10%
H	12%	19%	10%	1%
I	-21%	6%	-1%	-23%
J	-21%	-2%	-11%	-33%
K	-5%	15%	-5%	-19%
L	-4%	2%	-6%	1%
M	-22%	-18%	-13%	-11%
N	-15%	-7%	-	-
O	-15%	1%	-18%	-24%
P	-11%	-6%	-47%	-98%

Source – Public reports, Xilinx estimates

- Eroding customer confidence in vendors
- High cost burden from over design for diverse needs
- No ability to differentiate or customize

Trend Wireless : Scalable Platforms

Capacity

Indoor

Outdoor

Residential Femto

4-16 Users
<100mW



Home

Enterprise Femto

30-60 Users
<250mW



Office


Picocell

30-200 Users
<1W



Dense Indoor
(Malls, Transport Hubs)

Microcell



Urban Infill
~200 Users
<1-10W
Single Sector

Macrocell



Wide Area
~200 Users/
sector
20-100W
Multi-Sector

Macrocell + Active Antennas




Wide Area
2-3x Data Capacity of RRU

Coverage


➤ Source ALU

Trend Wired : Software Defined



From "Virtualizing the Net" by Jon Turner

Trend Services : Different Figures of Merit



Software Defined Networking gained massive industry mindshare

Pica8 Rolls Out SDN Reference Architecture for Cloud Providers

Juniper to buy SDN startup
Contrail in deal worth \$176M

What does SDN mean for

Nicira CTO shares sneak peek of company's SDN plans

Martin Casado divulges software-defined network vision for VMware, other environments

Cisco, others eyeing \$3.7 billion SDN market

SDN and Virtualization of Evolved Packet Core to be a \$400 Million Market by 2018, Says ABI Research

Like Cisco, Alcatel-Lucent funding SDN startup

Network effect
"Software-defined network"

NEWS
Where SDN Is Going
Well, it seems to

SDN promises revolutionary benefits, but out for the traffic visibility challenge

Carrier-Class SDN: What

Heading Off Cisco At The SDN Pass
01/09/2013

The best thing about OpenFlow or SDN, is that it's brought back a new hope to networking. Networking is cool again- Jayshree, CEO - Arista Networks

Trend in Embedded : More Intelligence...Smart

SMART Data Center Revolution

New Opportunities to Control Costs and Increase Strategic Advantage...

Smart wireless networks to the rescue

Carriers are turning toward more intelligent network management...

Smart Factories

For factory management in the future, it will become essential to strive to implement smart capabilities...

MACHINES THAT UNDERSTAND

embedded
VISION
ALLIANCE

The Next Big, Digital Economy; 'Smart Energy'

The energy market is undergoing a major transformation...

Trend Data Center : Scalability

Big Data

Increasing Volume, Velocity, and Variety



Low power

Reduce operation and cooling costs

Security


Both outside and inside

Impact of trends

(1) Networking

New network fabrics

- Faster, Fatter, and Flatter



Software defined networking

- Software control plane
- Hardware data plane

Content-aware networking

- Deep packet inspection
- Enhanced security

Impact of trends

(2) Compute

ARM-based microservers

- Improved performance per watt



Hybrid SoC

- CPU+accelerators+fabric
- Cost and power reduction

Larger memory

- Hybrid NVRAM and DRAM
- Latency reduction

Impact of trends

(3) Storage

Specialized functions

- Compression, encryption, memcached



Custom SSD controllers

- Higher performance
- Reduced latency

Data-aware storage

- Integrated database support
- Offload from processor

Programmable & Smart Across All Markets



Wireless Comms



Wired Comms




Data Center



Embedded


All Programmable	Smarter
<ul style="list-style-type: none"> • Multiple Spectrums • Multiple Standards (LTE, 3G) • Multiple Levels of QoS 	<ul style="list-style-type: none"> • Self Organizing Networks (SON) • Cognitive Radio • Smart Antenna
<ul style="list-style-type: none"> • Network Function Virtualization (NFV) • Multiple Stds (400Gb etc.) • Dynamic QoS Provisioning 	<ul style="list-style-type: none"> • Context Aware Network Services • Self-Healing Networks • Video Caching at the Edge
<ul style="list-style-type: none"> • Software Defined Networks (SDN) • Multiple Stds (FCoE, iSCSI ...) • Config Storage (SAN, NAS, SSD...) 	<ul style="list-style-type: none"> • Data Pre-Processing & Analytics • Virtualized Resource Optimization • Intelligent Appliances
<ul style="list-style-type: none"> • Changing Resolutions (MPixel, Fps) • Emerging Video Stds (UHD, 8K/4K) • Evolving Video Processing Algorithms 	<ul style="list-style-type: none"> • Object Detection & Analytics • Automotive Collision Avoidance • Industrial Machine Vision

The All Programmable Platform



- Security : Bit level operations
- Packet Processing : Wide Datapaths
- DSP Processing : Pipelined Datapaths
- Graphics Processing : Parallel Micro-Engines
- System Management : Finite State machines

The Era of Heterogeneous Processing Unit



Programming the 'Xsoc'

➤X = Connected


➤X = Scalable

➤X = Parallel

➤X = Heterogeneous


➤X = Configurable

➤X = Xilinx



Delivering All Programmable XsOC

Heterogeneous Multi-Processing




Programming Accelerators from C/C++

➤ Enables software programmers to target Xilinx FPGAs

- Software-programmability
- Portability: 7 series, Zynq

➤ Delivers productivity increase for RTL designers

- C/C++ level verification and testbench reuse
- Earlier area/latency reports
- Software-driven design exploration




More Turns Per Day (Verification and Architecture Exploration)


Quality of Results



Video frames/second



FPGA resources




FPGA: >38 times better performance than DSP video processor


QOR: C2FPGA equal to or better than RTL synthesis

Ease-of-use: C2FPGA 2x fewer lines of C code than DSP processor


HW/SW Design Flow




HW/SW Design Flow: SW Programmer View



Towards Heterogeneous Multi-core



Programmable Platform: CPU + FPGA Peer Processing



Capabilities

- Coherent Caches for HW
- Coherent Caches for SW
- Coherency Management

Coherency Benefits:

- **Peer Processing:** Direct Cache-2-Cache data movement
- **Latency:** Very low latency access to CPU (FPGA) data
- **Usability:** No SW cache flush needed

OpenCL Domain Specific Platforms

OpenCL SDK

(Application Programming)



OpenCL Compiler

Host code
compiler


Kernel
compiler
(Vivado HLS)

Base Systems

(Domain Customization)



FPGA Boards



Alphadata



QPI



ZED board


Conclusions

- **More transistors, more performance, lower power**
- **Architecture Innovations to create Value**
 - Connectivity
 - Granularity
 - 3D Integration
- **All Programmable Platforms : heterogeneous and scalable**
 - Programmable IO, Memory, Interconnect, DSP, Micro
- **New Programming Abstractions that support**
 - Parallelism
 - Heterogeneity

**Now is a
great time to
be a design
engineer!**

The Zynq Book

Embedded Processing with the ARM Cortex-A9 on the Xilinx Zynq All Programmable SoC



- **Hands-on introduction to Zynq for:**
 - Technical/non-technical managers
 - Hardware/software engineers
 - Academics and students
- **Book divided into three main sections**
 - 1) High level introduction to Zynq**
 - What is it?
 - What can I do with it?
 - How do I use it?
 - 2) Technical overview**
 - Embedded system, Zynq, AXI, IP design, HLS, System Design (Vivado)
 - 3) Operating systems for Zynq**
 - Background, Linux overview, Linux on Zynq

Free PDF of The Zynq Book

➤ From the book's website

– www.zynqbook.com

➤ Same content as the hardcopy version of the book

➤ Also download tutorials and source files from website

➤ Open source license for academia

– Enables book contents to be re-used for non-commercial teaching and research

THE ZYNQ BOOK

HOME ABOUT AUTHORS CONTACT FAQ DOWNLOADS BUY

Welcome to the online home of The Zynq Book

The Zynq Book is all about the Xilinx Zynq®-7000 All Programmable System on Chip (SoC) from Xilinx. This is the online home of The Zynq Book, designed to raise awareness of the book and host the accompanying tutorials. Thanks for finding us!

The Zynq Book is the first book about Zynq to be written in the English language. It has been produced by a team of authors from the University of Strathclyde, Glasgow, UK, with the support of Xilinx. We wanted to create an accessible, readable book that would benefit people just starting out with Zynq, and engineers already working with Zynq. We hope that it will prove a handy reference that remains on your desktop! You can find out more about the book's contents on the [About](#) page.

Buy a Hardcopy of The Zynq Book

The book comprises 24 themed chapters, and is printed in full colour throughout (including over 150 figures). It is available internationally for a suggested price of \$30 (US), £21.50 (UK), €23 (Europe), and similar prices in other countries. The [Buy](#) page provides more details about how to obtain your copy.

PDF copy of The Zynq Book

You can download a free pdf copy of the Zynq Book from the [Downloads](#) area.

We hope you will enjoy The Zynq Book! If you would like to get in touch with us with questions, feedback etc., then please use the [Contact](#) form – we look forward to hearing from you!

Louise, Ross, Martin and Bob
July 2014

In association with **XILINX** ALL PROGRAMMABLE.

University of Strathclyde Glasgow

The Zynq Book
Like 21

Follow @ZynqBook 34 followers