




LUND  
UNIVERSITY


# Baseband Processing for Cellular Communication

LIANG LIU, DEPT. OF ELECTRICAL AND INFORMATION TECHNOLOGY




# Our Research (2009-2016)


IC Design & Optimization




Infineon 65nm CMOS




ST 65nm CMOS




ST 65nm CMOS



ST 28nm FDSOI





Today




Array Processor

Architecture & Prototyping




Sign-bit Sync

Multi-tasking Radio



Analog Decoding

Matching Pursuit Channel Est.  
Multi-mode MIMO Detector  
Adaptive CE & QRD



Concept & Algorithm

802.11g  
DVB

FTN  
UPD


LTE/LTE-A

5G



LUND UNIVERSITY

# Massive MIMO (OFDM-based TDD) baseband processing



# Design challenges


---

128 × 16 massive MIMO system with 20MHz

- High computation count:
  - ❑ 190 × 10<sup>9</sup> multiplication/s for ZF-based MIMO processing
- Low processing latency:
  - ❑ 285μs RX-TX turnaround time for moderate mobility
- Large data storage:
  - ❑ 9.8MB memory for channel matrix
- Complicated data shuffling:
  - ❑ 11GB/s information exchange for 16-bit wordlength



# OFDM processing



Mojtaba Mahdavi

- Low-latency and area-efficient FFT/IFFT processor for Massive MIMO




# OFDM processing in Massive MIMO

---

## ➤ Design Challenges

- ❑ High complexity  $\sim M$
- ❑ Low latency  $\sim$  Rx-Tx path



# OFDM processing in Massive MIMO


---

## ➤ Design Challenges



- ❑ High complexity  $\sim M$
- ❑ Low latency  $\sim$  Rx-Tx path

## ➤ Design Strategy: Utilize the guard-band (zeros) in OFDM

- ❑ Reduce latency
- ❑ Enable Extensive hardware sharing: OFDM (de)modulation/Multiple antennas





# IFFT/FFT architecture (pipeline)






# IFFT/FFT architecture (modified)



# Multi-user MIMO detection




➤ Massive MIMO detector with flexible performance-complexity tradeoff

Hemanth Prabhu   Wei Tang  
 (University of Michigan)



# Downlink precoding




Hemanth Prabhu

- Low PAPR massive MIMO precoding using antenna reservation and modified QRD



# Enable low-cost analog components




Keep these as inexpensive as possible


How can we reduce the requirement on amplifier dynamic range?



# Reducing PA dynamic range with antenna reservation (concept)



# Digital front-end




Hemanth Prabhu

- Pre-compensating I/Q imbalance for massive MIMO




# Model of IQ imbalance



Assuming perfect receiver (Rx) chain

$$X_{Rx}(f) = aX_L(f) + bX_L^*(-f)$$




1. How does IQ imbalance affect massive MIMO system?
2. Can we mitigate IQ imbalance in an efficient way?




# Compensating IQ-imbalance

Pre-coded data stream



Large diagonal elements.  
Can be efficiently implemented as a **Jacobi iterative solver**

$$\begin{bmatrix} x_r^n \\ x_i^n \\ x_r^{N-n} \\ x_i^{N-n} \end{bmatrix} = \begin{bmatrix} a_r^n & -a_i & b_r^{N-n} & b_i^{N-n} \\ a_i^n & a_r & b_i^{N-n} & -b_r^{N-n} \\ b_r^n & b_i & a_r^{N-n} & -a_i^{N-n} \\ b_i^n & -b_r & a_i^{N-n} & a_r^{N-n} \end{bmatrix} \begin{bmatrix} y_r^n \\ y_i^n \\ y_r^{N-n} \\ y_i^{N-n} \end{bmatrix}$$





Item	Value
Process	ST 28nm
Power	0.61mW
Latency	2clk @ 200MHz
Gate count	24k

One instance per antenna






# Compensating IQ-imbalance



Simulated IQ imbalance with mean value  
6% amplitude and 6 degree phase imbalance  
(random on antennas)



# Memory subsystem



Yangxurui Liu


- Parallel memory for massive MIMO with data compression technique




# Memory subsystem in Massive MIMO

---

- High capacity and throughput
  - ❑ Channel matrix  $128 \times 16$  in massive MIMO v.s.  $4 \times 4$  in LTE-A
- Multiple access patterns
  - ❑ Column wise:  $H^H H$
  - ❑ Row wise:  $H y$
  - ❑ Diagonal wise:  $H^H H + \alpha I$
- Adjustable operand matrix size




# Conflict-free parallel memory scheme



# Case study: hardware implementation of a 16-bank architecture

---

- Capacity 128kB: 15 subcarriers of  $128 \times 16$  MIMO system
- Row/Column/Diagonal (16 elements) access in one clock cycle
- 0.28 mm<sup>2</sup> in ST 28nm technique
- 64 GB/s Throughput@1 GHz Frequency
- Power consumption
  - ❑ 197mW @write
  - ❑ 246mW @fetch




What can be done to reduce the memory area?




# Exploiting the sparsity in massive MIMO channel

---



LOS scenario





NLOS scenario


Distribution of angle of arrival signals at base station  
(Real measured result with linear array of 128 antenna elements)



# FFT-based channel data compression



# Data shuffling network



Dimitar  
Nikolov






Steffen  
Malkowsky

➤ Data shuffling network with dedicated time scheduling






# Data shuffling in Massive MIMO (uplink example)



# Data shuffling network (uplink example)



# Conclusions

---

- Critical design challenge for massive MIMO baseband processor
- Low-latency FFT/IFFT
- Adaptive MIMO detection and low-complexity precoder
- Parallel memory with data compression
- DSP enables low-cost hardware
- Possible to have an integrated baseband processor





# Posters

